adms

ADMS is a code generator for the Verilog-AMS language

Available in

Overlay	Newest	Ebuilds	Last activity
booboo GitHub ↗	9999	1	23 d	details ›

Version	Overlay	Committed
9999 LIVE ^≈	booboo	follows upstream — no keywords	18 mo	view · download · history ↗